Fig. 1 (Prior Art)




Fig. 2

Indirect Specification of Native Register via Macro Instruction

___ 200

CYCLE	MACRO INS BUS	NATIVE INS BUS
1	ADD [EAX],FFFFFFFh	+++
2	***	LD NR1,[EAX]
3	***	ADD NR1,NR1,FFFFFFFh
4	***	ST [EAX],NR1



+

Translator Bypass for Native Instructions





Fig. 4

Translate Stage Logic for Native Instruction Bypass Mode



+

Fig. 5




Fig. 6

Instruction Sequence for Testing Native Registers CYCLE MACRO INS BUS NATIVE INS BUS

CYCLE	MACRO INS BUS	NATIVE INS BUS	
1	MOV EAX,TST1	+++	
2	MOV EBX,OUTBFR	LD EAX,TST1	
3	NBRANCH	LD EBX,OUTBFR	
4	LD T1,0	JMP [EAX]	
5	ST [EBX],T1	LD T1,0	
6	NOT T1	ST [EBX],T1	
7	ST [EBX],T1	NOT T1	
8	***	ST [EBX],T1	
q	***		

		^	
	V	+++	
1001	XRET	+++	
1002	NEXT MAC	JMP [EAX+1]	
1003	***	NEXT MAC	

4

Fig. 7

Microprocessor for Executing Native Applications




Fig. 8

Interrupt-Transparent Native Application Instruction Sequence

	CYCLE	MACRO INS BUS	NATIVE INS BUS
	1	***	+++
	2	BYPASSEN MACRO.1	+++
	3	WRAP[LD T1,0]	BYPASS EN NATIVE
INTERRUPT	4	WRAP[ST [EBX],T1]	LD T1,0
INTERROPT	5	WRAP[NOT T1]	ST [EBX],T1
	6	WRAP[ST [EBX],T1]	NOT T1
	7	BYPASSEN MACRO.2	ST [EBX],T1
	8	***	BYPASS DIS NATIVE
	9	***	
			+++
	1001	MACRO INST 1	+++
	1002	WRAP[XXXX]	NATIVE INST 1
	1003	RETURN	NATIVE WRAP INST
RETURN	1004	***	NATIVE RETURN INST

+